


*A few trips later...*



# *I could open my own PSTN*


---

- A total of 12 *additional* phones were rescued.



# *I could open my own PSTN*

- A total of 12 *additional* phones were rescued.
- There are consequences to dumpster-diving.





*TA0042:*

---

*Resource Development*

# An esoteric CPU

- The peculiarities are endless...

intersil

## CDP1805AC, CDP1806AC

CMOS 8-Bit Microprocessor  
with On-Chip RAM† and Counter/Timer

March 1997

### Features

- Instruction Time of 3.2µs, -40°C to +85°C
- 123 Instructions - Upwards Software Compatible With CDP1802
- BCD Arithmetic Instructions
- Low-Power IDLE Mode
- Pin Compatible With CDP1802 Except for Terminal 16
- 64K-Byte Memory Address Capability
- 64 Bytes of On-Chip RAM†
- 16 x 16 Matrix of On-Board Registers
- On-Chip Crystal or RC Controlled Oscillator
- 8-Bit Counter/Timer

### Description

The CDP1805AC and CDP1806AC are functional and performance enhancements of the CDP1802 CMOS 8-bit register-oriented microprocessor series and are designed for use in general-purpose applications.

The CDP1805AC hardware enhancements include a 64-byte RAM and an 8-bit presettable down counter. The Counter/Timer which generates an internal interrupt request, can be programmed for use in timebase, event-counting, and pulse-duration measurement applications. The Counter/Timer underflow output can also be directed to the Q output terminal. The CDP1806AC hardware enhancements are identical to the CDP1805AC, except the CDP1806AC contains no on-chip RAM.

The CDP1805AC and CDP1806AC software enhancements include 32 more instructions than the CDP1802. The 32 new software instructions add subroutine call and return capability, enhanced data transfer manipulation, Counter/Timer control, improved interrupt handling, single-instruction loop counting, and BCD arithmetic.

Upwards software and hardware compatibility is maintained when substituting a CDP1805AC or CDP1806AC for other CDP1800-series microprocessors. Pinout is identical except for the replacement of V<sub>CC</sub> with ME on the CDP1805AC and the replacement of V<sub>CC</sub> with V<sub>DD</sub> on the CDP1806AC.

### Ordering Information


CDP1805AC	CDP1806AC	TEMPERATURE RANGE	PACKAGE	PKG. NO.
CDP1805ACE	CDP1806ACE	-40°C to +85°C	Plastic DIP	E40 B
-	CDP1806ACEX	-	Bum-In	-
CDP1805ACQ	CDP1806ACQ	-40°C to +85°C	PLCC	N44.85
CDP1805ACD	CDP1806ACD	-40°C to +85°C	SSOP	D40 B
CDP1805ACIX	-	-	Bum-In	-

† CDP1805AC Only

CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC handling procedures.  
http://www.intersil.com or 407-737-0207 | Copyright © Intersil Corporation 1997

File Number 1370.2

FIGURE 2. BLOCK DIAGRAM FOR CDP1805AC AND CDP1806AC




CDP1805AC, CDP1806AC



ANY General purpose register can be the Program Counter

REGISTER SUMMARY

D	8 Bits	Data Register (Accumulator)
DF	1-Bit	Data Flag (ALU Carry)
B	8 Bits	Auxiliary Holding Register
R	16 Bits	1 of 16 Scratch and Registers
P	4 Bits	Designates which Register is Program Counter
X	4 Bits	Designates which Register is Data Pointer
N	4 Bits	Holds Low-Order Instr. Digit
I	4 Bits	Holds High-Order Instr. Digit
T	8 Bits	Holds old X, P after Interrupt (X is high nibble)
Q	1-Bit	Output Flip-Flop
CNTR	8-Bits	Counter/Timer
CH	8 Bits	Holds Counter Jam Value
MIE	1-Bit	Master Interrupt Enable
CIE	1-Bit	Counter Interrupt Enable
XIE	1-Bit	External Interrupt Enable
CIL	1-Bit	Counter Interrupt Latch



CDP1805AC, CDP1806AC

16 General purpose 16-bit registers (R0..RF)

## ANY General purpose register can be the Program Counter


### REGISTER SUMMARY

D	8 Bits	Data Register (Accumulator)
DF	1-Bit	Data Flag (ALU Carry)
B	8 Bits	Auxiliary Holding Register
R	16 Bits	1 of 16 Scratch and Registers
P	4 Bits	Designates which Register is Program Counter
X	4 Bits	Designates which Register is Data Pointer
N	4 Bits	Holds Low-Order Instr. Digit
I	4 Bits	Holds High-Order Instr. Digit
T	8 Bits	Holds old X, P after Interrupt (X is high nibble)
Q	1-Bit	Output Flip-Flop
CNTR	8-Bits	Counter/Timer
CH	8 Bits	Holds Counter Jam Value
MIE	1-Bit	Master Interrupt Enable
CIE	1-Bit	Counter Interrupt Enable
XIE	1-Bit	External Interrupt Enable
CIL	1-Bit	Counter Interrupt Latch

### CALL AND RETURN

STANDARD CALL	10	SCAL	688N (Note 10)	$R(N).0 \rightarrow M(R(X));$ $R(N).1 \rightarrow M(R(X) - 1);$ $R(X) - 2 \rightarrow R(X); R(P) \rightarrow R(N);$ THEN $M(R(N)) \rightarrow R(P).1;$ $M(R(N) + 1) \rightarrow R(P).0;$ $R(N) + 2 \rightarrow R(N)$
STANDARD RETURN	8	SRET	689N (Note 10)	$R(N) \rightarrow R(P);$ $M(R(X) + 1) \rightarrow R(N).1;$ $M(R(X) + 2) \rightarrow R(N).0; R(X) + 2 \rightarrow R(X)$

Immediate arguments to functions are passed *via the bytes after the call*



16 General purpose 16-bit registers (R0..RF)

# *Searching for a Disassembler*





# Searching for a Disassembler




# Searching for a Disassembler

ghidra / Ghidra / Processors / 

Name	Last commit message
..	
6502	GP-5078: Improvements to Ghidra Module direx
68000	GP-5051: Distinct qemu-system launcher.
8048	GP-5078: Improvements to Ghidra Module direx
8051	GP-5078: Improvements to Ghidra Module direx
8085	GP-5078: Improvements to Ghidra Module direx
AARCH64	GP-2432 golang api snapshot, generics, closur
ARM	Merge remote-tracking branch 'origin/patch'
Atmel	GP-5196 Adding support for expressions and s
BPF	GP-5078: Improvements to Ghidra Module direx
CP1600	GP-5078: Improvements to Ghidra Module direx
CR16	GP-5078: Improvements to Ghidra Module direx
DATA	GP-5078: Improvements to Ghidra Module direx
Dalvik	GP-0: Certify
HCS08	GP-5078: Improvements to Ghidra Module direx
HCS12	GP-5078: Improvements to Ghidra Module direx
JVM	GP-0: Cleaning up certain types of javadoc errc
Loongarch	GP-5051: Distinct qemu-system launcher.

M16C	GP-5078: Improvements to Ghidra Module directory layout	6 months ago
M8C	GP-5078: Improvements to Ghidra Module directory layout	6 months ago
MC6800	GP-5078: Improvements to Ghidra Module directory layout	6 months ago
MCS96	GP-5078: Improvements to Ghidra Module directory layout	6 months ago
MIPS	GP-5406 Correct ELF import issue for MIPS debug file which fails on	2 months ago
PA-RISC	GP-5078: Improvements to Ghidra Module directory layout	6 months ago
PIC	Merge branch 'GP-0_ryanmkurtz_PR-6204_antonio vazquez blanco_pic'	last month
PowerPC	GP-5411 Added plt thunk patterns, pre-fill of edit thunk GUI, loosened	last month
RISCV	GP-5051: Distinct qemu-system launcher.	4 months ago
Sparc	GP-5051: Distinct qemu-system launcher.	4 months ago
SuperH	GP-5078: Improvements to Ghidra Module directory layout	6 months ago
SuperH4	GP-5051: Distinct qemu-system launcher.	4 months ago
TI_MSP430	GP-5189 Add range attributes to VarargsFilter	4 months ago
Toy	GP-4643: Add a JIT-accelerated p-code emulator (API/scripting only)	3 months ago
V850	GP-5078: Improvements to Ghidra Module directory layout	6 months ago
Xtensa	GP-5051: Distinct qemu-system launcher.	4 months ago
Z80	GP-5078: Improvements to Ghidra Module directory layout	6 months ago
eBPF	GP-5078: Improvements to Ghidra Module directory layout	6 months ago
tricore	Merge remote-tracking branch 'origin/patch'	last month
x86	Merge remote-tracking branch 'origin/patch'	3 weeks ago

# Searching for a Disassembler



# Searching for a Disassembler

```
1 | 1806 disassembler (c)1998 Herman Robers PA3FYW
2 | Usage: disasm [-bxxxx] [-exxxx] < hexfile.hex > disasm.asm, (example: disasm -b00e0 -e0a00 < dump.hex > dump.asm)
3 | Dissasembling from 0x0000 to 0x8000.
4 |
5 | 0000 71      dis      ; Disable. Return from interrupt, set IE=0
6 | 0001 00      idl     ; Idle or wait for interrupt or DMA request
7 | 0002 c0 6d d5 lbr 6dd5 ; Long branch
8 | 0005 65      out 5   ; Output (R(X)); Increment R(X), N=101
9 | 0006 04      ldn r4  ; Load D with (R4)
10 | 0007 c4      nop    ; No operation
11 | 0008 c4      nop    ; No operation
12 | 0009 62      out 2   ; Output (R(X)); Increment R(X), N=010
13 | 000a 00      idl     ; Idle or wait for interrupt or DMA request
14 | 000b 00      idl     ; Idle or wait for interrupt or DMA request
15 | 000c f8 00   ldi 00  ; Load D immediate
16 | 000e c8 f8 03 lskp f803 ; Long skip
17 | 0012 68 cc 8e 10 rldi rc 8e10 ; register load immediate RC
18 | 0015 5c      str rc  ; Store D to (RC)
19 | 0017 68 cc f0 00 rldi rc f000 ; register load immediate RC
20 | 001a 5c      str rc  ; Store D to (RC)
21 | 001b e2      sex r2  ; Set P=R2 as datapointer
22 | 001d 68 93   sret r3 ; standard return to (R3)
23 | 001e f8 16   ldi 16  ; Load D immediate
24 | 0020 e2      sex r2  ; Set P=R2 as datapointer
25 | 0022 68 83   scal r3 ; standard call to (R3)
26 | 0023 02      ldn r2  ; Load D with (R2)
27 | 0024 1b      inc rb  ; Increment (RB)
28 | 0025 c2 00 45 lbz 0045 ; Long branch on D=0
29 | 0029 68 cc 97 a1 rldi rc 97a1 ; register load immediate RC
30 | 002c 0c      ldn rc  ; Load D with (RC)
31 | 002d fb 01   xri 01  ; Logical XOR D with value
32 | 002f c2 00 3e lbz 003e ; Long branch on D=0
33 | 0033 68 83   scal r3 ; standard call to (R3)
34 | 0034 00      idl     ; Idle or wait for interrupt or DMA request
35 | 0035 56      str r6  ; Store D to (R6)
```

Line 1, Column 1

Tab Size: 4 Assembly x86 (MASM compatible)

# Writing a CPU Module

IDA-Pro



- C++ SDK Development
- IDAPython alternative
- I don't own a recent version

Ghidra



- Open-source project
- Text-file definition
- It's free

# Writing a CPU Module

- RTFM.

intersil

## CDP1805AC, CDP1806AC

CMOS 8-Bit Microprocessor  
with On-Chip RAM<sup>1</sup> and Counter/Timer

March 1997

### Features

- Instruction Time of 3.2 $\mu$ s, -40°C to +85°C
- 123 Instructions - Upwards Software Compatible With CDP1802
- BCD Arithmetic Instructions
- Low-Power IDLE Mode
- Pin Compatible With CDP1802 Except for Terminal 16
- 64K-Byte Memory Address Capability
- 64 Bytes of On-Chip RAM
- 16 x 16 Matrix of On-Board Registers
- On-Chip Crystal or RC Controlled Oscillator
- 8-Bit Counter/Timer

### Description

The CDP1805AC and CDP1806AC are functional and performance enhancements of the CDP1802 CMOS 8-bit register-oriented microprocessor series and are designed for use in general-purpose applications.

The CDP1805AC hardware enhancements include a 64-byte RAM and an 8-bit presettable down counter. The Counter/Timer which generates an internal interrupt request, can be programmed for use in timebase, event-counting, and pulse-duration measurement applications. The Counter/Timer underflow output can also be directed to the Q output terminal. The CDP1806AC hardware enhancements are identical to the CDP1805AC, except the CDP1806AC contains no on-chip RAM.

The CDP1806AC and CDP1806AC software enhancements include 32 more instructions than the CDP1802. The 32 new software instructions add subroutine call and return capability, enhanced data transfer manipulation, Counter/Timer control, improved interrupt handling, single-instruction loop counting, and BCD arithmetic.

Upwards software and hardware compatibility is maintained when substituting a CDP1805AC or CDP1806AC for other CDP1800-series microprocessors. Pinout is identical except for the replacement of V<sub>CC</sub> with ME on the CDP1805AC and the replacement of V<sub>CC</sub> with V<sub>DD</sub> on the CDP1806AC.

### Ordering Information

CDP1805AC	CDP1806AC	TEMPERATURE RANGE	PACKAGE	PKG. NO.
CDP1805ACE	CDP1806ACE	-40°C to +85°C	Plastic DIP	E40.8
-	CDP1806ACEX		Burn-In	
CDP1805ACQ	CDP1806ACQ	-40°C to +85°C	PLCC	N44.85
CDP1805ACD	CDP1806ACD	-40°C to +85°C	SOOP	D40.8
CDP1805ACDX	-		Burn-In	



<sup>1</sup> CDP1805AC Only

CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.  
<http://www.intersil.com> or 408-737-4007. 1. Copyright © Intersil Corporation 1997.

File Number 1370.2

# Writing a CPU Module

- RTFM.
- RTFM some more.



# Writing a CPU Module

- RTFM.
- RTFM some more.
- Read user-generated content.



# Writing a CPU Module

- Infiltrate 2019 preso on Ghidra:

## Three Heads Are SLEIGH Mastering NSA's Engineer

Alexei Bulazel  
@0xAlexei

[github.com/0xAlexei](https://github.com/0xAlexei)

- Ghidra's language for describing instruction sets to facilitate RE
- **Disassembly:** translate bit-encoded machine instructions into human-readable assembly language statements
- **Semantics:** translate machine instructions into p-code instructions (one-to-many) for decompilation, analysis, and emulation
- Based off of SLED (Specification Language for Encoding and Decoding), a 1997 academic IL

# Writing a CPU Module


- Used the MSP430 definition as an example to follow.

```
walkthrough.txt
1 | Walkthrough for creating a Processor in Ghidra
2 |
3 | (it's gonna be long...)
4 |
5 | Note: This is an overview, and not a substitute for learning the SLEIGH language
6 |
7 | ## How Ghidra analyzes machine code:
8 |
9 | Machine code instructions + SLEIGH Specification ==> (p-code generator) ==> disassembly + p-code
10 |
11 | Machine code instructions are first converted into p-code (a step which also generates disassembly) and then
12 | turn converted by the decompiler into C.
13 |
14 | p-code is a pseudo assembly language, intended to serve as an abstraction layer above instructions. Most
15 | architectures can be converted into p-code (technically any, as p-code is Turing complete) efficiently
16 | enough by the Ghidra decompiler). This conversion has to be manually defined, and to do this, Ghidra uses a
17 | self-developed language called SLEIGH.
18 |
19 | A SLEIGH Specification File defines the syntax and semantics of an ISA in a manner sufficient to generate
20 | machine code.
21 |
22 | To define a processor module, we have to know how to write in SLEIGH.
23 |
24 | ## Project structure
25 |
26 | The Ghidra "Processors" directory has a sub-directory for each processor family:
27 |
28 | glevi@Guhl-n:/mnt/c/Users/Guhl/ghidra_9.1_PUBLIC/Ghidra/Processors$ ls
29 | 6502 68000 6805 8048 8051 8085 AARCH64 ARM Atmel CR16 DATA Dalvik HCS08 HCS10 Sparc SuperH SuperH4 TI_MSP430 Toy Z80 tricore x86
30 |
31 | Diving in to one of these directories, we get the following:
32 |
33 | glevi@Guhl-n:/mnt/c/Users/Guhl/ghidra_9.1_PUBLIC/Ghidra/Processors$ tree ./TI_MSP430/
34 | ./TI_MSP430/
35 | LICENSE.txt
36 | Module.manifest
37 | data
38 |   |-- build.xml
39 |   |-- languages
40 |   |   |-- TI430Common.sinc
41 |   |   |-- TI430X.sinc
42 |   |   |-- TI_MSP430.cspec
43 |   |   |-- TI_MSP430.ldefs
44 |   |   |-- TI_MSP430.pspec
45 |   |   |-- TI_MSP430.sla
46 |   |   |-- TI_MSP430.slaspec
47 |   |   |-- TI_MSP430X.cspec
48 |   |   |-- TI_MSP430X.sla
49 |   |   |-- TI_MSP430X.slaspec
50 |   |   |-- ti_msp430.opinion
51 |   |-- manuals
52 |   |   |-- MSP430.idx
53 |   |   |-- MSP430.pdf
54 |   |-- sleighArgs.txt
```

```
walkthrough.txt
27 | Diving in to one of these directories, we get the following:
28 |
29 | glevi@Guhl-n:/mnt/c/Users/Guhl/ghidra_9.1_PUBLIC/Ghidra/Processors$ tree ./TI_MSP430/
30 | ./TI_MSP430/
31 | LICENSE.txt
32 | Module.manifest
33 | data
34 |   |-- build.xml
35 |   |-- languages
36 |   |   |-- TI430Common.sinc
37 |   |   |-- TI430X.sinc
38 |   |   |-- TI_MSP430.cspec
39 |   |   |-- TI_MSP430.ldefs
40 |   |   |-- TI_MSP430.pspec
41 |   |   |-- TI_MSP430.sla
42 |   |   |-- TI_MSP430.slaspec
43 |   |   |-- TI_MSP430X.cspec
44 |   |   |-- TI_MSP430X.sla
45 |   |   |-- TI_MSP430X.slaspec
46 |   |   |-- ti_msp430.opinion
47 |   |-- manuals
48 |   |   |-- MSP430.idx
49 |   |   |-- MSP430.pdf
50 |   |-- sleighArgs.txt
51 |
52 | The bare minimum we need to implement a processor module is:
53 |
54 | ./MY_PROC/
55 | Module.manifest
56 | data
57 |   |-- languages
58 |   |   |-- my_proc.cspec
59 |   |   |-- my_proc.ldefs
60 |   |   |-- my_proc.pspec
61 |   |   |-- my_proc.sla
```

# Writing a CPU Module

- Prepared a reference for all instructions.




```
sorted.txt
sorted.txt
1 00 / IDL / Idle / 2 / Wait for DMA or interrupt; M[R0]-BUS
2 0N / LDN / Load via N / 2 / M(RN)-D; For N not 0
3 1N / INC / Increment Reg. N / 2 / RN+1-RN
4 2N / DEC / Decrement Reg. N / 2 / RN-1-RN
5 30 / BR / Short Branch / 2 / M[RP]-RP.0
6 31 / BQ / Short Branch if Q=1 / 2 / If Q=1 Then M[RP]-RP.0 Else RP+1-RP
7 33 / BDF / Short Branch if DF=1 / 2 / If D=1 Then M[RP]-RP.0 Else RP+1-RP
8 33 / BGE / Short Branch if Equal or Greater / 2 / If D=1 Then M[RP]-RP.0 Else RP+1-RP
9 33 / BPZ / Short Branch if Pos. or Zero / 2 / If D=1 Then M[RP]-RP.0 Else RP+1-RP
10 34 / B1 / Short Branch if EF1=1 / 2 / If EF1=1 Then M[RP]-RP.0 Else RP+1-RP
11 35 / B2 / Short Branch if EF2=1 / 2 / If EF2=1 Then M[RP]-RP.0 Else RP+1-RP
12 36 / B3 / Short Branch if EF3=1 / 2 / If EF3=1 Then M[RP]-RP.0 Else RP+1-RP
13 37 / B4 / Short Branch if EF4=1 / 2 / If EF4=1 Then M[RP]-RP.0 Else RP+1-RP
14 38 / NBR / No Short Branch (See SKP) 2 / RP+1-RP
15 38 / NBR / No Short Branch (See SKP) 2 / RP+1-RP
16 38 / SKP / Short Skip (See NBR) 2 / RP+1-RP
17 39 / BNQ / Short Branch if Q=0 / 2 / If Q=1 Then M[RP]-RP.0 Else RP+1-RP
18 3A / BNZ / Short Branch if D not 0 / 2 / If D not 0 Then M[RP]-RP.0 Else RP+1-RP
19 3B / BM / Short Branch if Minus / 2 / If D=0 Then M[RP]-RP.0 Else RP+1-RP
20 3B / BNF / Short Branch if DF=0 / 2 / If D=0 Then M[RP]-RP.0 Else RP+1-RP
21 3B / BPL / Short Branch if Less / 2 / If D=0 Then M[RP]-RP.0 Else RP+1-RP
22 3C / BN1 / Short Branch if EF1=0 / 2 / If EF1=0 Then M[RP]-RP.0 Else RP+1-RP
23 3D / BN2 / Short Branch if EF2=0 / 2 / If EF2=0 Then M[RP]-RP.0 Else RP+1-RP
24 3E / BN3 / Short Branch if EF3=0 / 2 / If EF3=0 Then M[RP]-RP.0 Else RP+1-RP
25 3F / BN4 / Short Branch if EF4=0 / 2 / If EF4=0 Then M[RP]-RP.0 Else RP+1-RP
26 4N / LDA / Load Advance / 2 / M(RN)-D; RN+1-RN
27 5N / STR / Store via N / 2 / D-M(RN)
28 60 / IRX / Increment Reg. X / 2 / RX+1-RX
29 61 / OUT 1 / Output 1 / 2 / M[RX]-BUS; RX+1-RX; N Lines=1
30 62 / OUT 2 / Output 2 / 2 / M[RX]-BUS; RX+1-RX; N Lines=2
31 63 / OUT 3 / Output 3 / 2 / M[RX]-BUS; RX+1-RX; N Lines=3
32 64 / OUT 4 / Output 4 / 2 / M[RX]-BUS; RX+1-RX; N Lines=4
33 65 / OUT 5 / Output 5 / 2 / M[RX]-BUS; RX+1-RX; N Lines=5
34 66 / OUT 6 / Output 6 / 2 / M[RX]-BUS; RX+1-RX; N Lines=6
35 67 / OUT 7 / Output 7 / 2 / M[RX]-BUS; RX+1-RX; N Lines=7
```

Line 1, Column 1 Tab Size: 4 Plain Text

# Writing a CPU Module

- Language definitions.



The screenshot shows an IDE window titled "payphone - cdp1806.ldefs". The left sidebar displays a project tree with the following structure:

- payphone ~/git/payphone
  - cdp1806
    - data
      - languages
        - cdp1806.cspec
        - cdp1806.ldefs
        - cdp1806.pspec
        - cdp1806.slaspec
      - LICENSE
      - Module.manifest
      - Code patching
      - LCD
      - PCB photos
      - ROM
      - .gitignore
      - LICENSE
      - README.md
      - External Libraries
      - Scratches and Consoles


The main editor area shows the content of "cdp1806.ldefs" with the following XML code:

```
<?xml version="1.0" encoding="UTF-8"?>
<Language_definitions>
  <Language processor="cdp1806"
    endian="big"
    size="16"
    variant="default"
    version="1.0"
    slafile="cdp1806.sla"
    processorspec="cdp1806.pspec"
    id="cdp1806:BE:16:default">
    <description>CDP1804/1805/1806 processor 8-bit big-endian</description>
    <compiler name="default" spec="cdp1806.cspec" id="default"/>
  </Language>
</Language_definitions>
```

The status bar at the bottom indicates the current file is "main", the encoding is "UTF-8", and the editor is using "Python 2.7 (SIRI)".

# Writing a CPU Module

- Language definitions.
- Architecture definitions.




```
payphone - cdp1806.slaspec
Project: payphone ~/git/payphone
Structure:
  - payphone
    - cdp1806
      - data
        - languages
          - cdp1806.cspec
          - cdp1806.ldefs
          - cdp1806.pspec
          - cdp1806.slaspec
          - LICENSE
          - Module.manifest
      - Code patching
      - LCD
      - PCB photos
      - ROM
      - .gitignore
      - LICENSE
      - README.md
      - External Libraries
      - Scratches and Consoles

cdp1806.slaspec:
1  # Main slaspec must define endianess and alignment
2
3  define endian=big;
4  define alignment=1;
5
6  define space ram      type=ram_space      size=2 wordsize=1 default; # The CDP1806 is an 8bit CPU with 16bit memory space
7  define space register type=register_space size=2;
8
9  # General purpose registers
10 define register offset=0x00 size=2 [ R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF ];
11
12 # Originally I created specific definitions for high and lo bytes, but no need.
13 #
14 #define register offset=0x00 size=1 [ R0.1 R0.0 R1.1 R1.0 R2.1 R2.0 R3.1 R3.0
15                                     R4.1 R4.0 R5.1 R5.0 R6.1 R6.0 R7.1 R7.0
16                                     R8.1 R8.0 R9.1 R9.0 RA.1 RA.0 RB.1 RB.0
17                                     RC.1 RC.0 RD.1 RD.0 RE.1 RE.0 RF.1 RF.0 ];
18
19 # register selectors
20 define register offset=0x20 size=1 [ N P X ];
21
22 # accumulator and others
23 define register offset=0x30 size=1 [ D T I ];
24
25 # flags and status bits
26 define register offset=0x40 size=1 [ DF Q MIE CIE XIE CIL ];
27
28 # counter/timer values
29 define register offset=0x50 size=1 [ CNTR CH ];
30
31 # simulate the physical input lines
32 define register offset=0x60 size=1 [ EF1 EF2 EF3 EF4 ];
33
34 # simulate the physical interrupt lines
35 define register offset=0x70 size=1 [ CI XI ];
36
37 define token instr (8)
38     opbyte   = (0,7)
39     opbits1_7 = (1,7)
40     opnibble = (4,7)
41     reg16    = (0,3)
42     imm0_4   = (0,3)
43     port1    = (0,2) # Port number for OUT/INP opcodes
44     efline   = (0,1) # There are 4 EF lines
45     intline  = (0,0) # There are 2 interrupt lines
46     portdir  = (3,3) # Port operation direction: 1 = INP, 0 = OUT
47 ;
48
49 attach variables [ reg16 ] [ R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF ];
50 attach variables [ efline ] [ EF1 EF2 EF3 EF4 ];
51 attach variables [ intline ] [ CI XI ];
52
53 define token data8 (8)
54     imm8 = (0,7)
```

# Writing a CPU Module

- Language definitions.
- Architecture definitions.
- Pseudo-instructions and macros.



```
payphone - cdp1806.slaspec
payphone cdp1806 data languages cdp1806.slaspec
Project Structure Pull Requests
payphone ~/git/payphone
├── cdp1806
│   ├── data
│   │   └── languages
│   │       ├── cdp1806.cspec
│   │       ├── cdp1806.ldefs
│   │       ├── cdp1806.pspec
│   │       └── cdp1806.slaspec
│   ├── LICENSE
│   ├── Module.manifest
│   ├── Code patching
│   ├── LCD
│   ├── PCB photos
│   ├── ROM
│   ├── .gitignore
│   ├── LICENSE
│   └── README.md
├── External Libraries
└── Scratches and Consoles
60 imm16 = (0,15)
61 sign16 = (15,15)
62 simm16 = (0,15) signed
63 ;
64
65 #####
66 # Pseudo Instructions
67 #####
68
69 define pcodeop busOutput; # M(R(X)) → BUS;
70 define pcodeop busInput; # BUS → M(R(X)); BUS → D
71
72 #####
73 # Macros
74 #####
75
76 # Macros to represent read and write to R(X)
77
78 # dest = R(X)
79 macro getRX(dest) {
80     local regofs:2 = &R0 + zext(X * 2);
81     dest = *[register]:2 regofs;
82 }
83
84 # R(X) = src
85 macro setRX(src) {
86     local regofs:2 = &R0 + zext(X * 2);
87     *[register]:2 regofs = src;
88 }
89
90 # Macros for flags for math operations (inspired by 8051 definitions)
91
92 macro addFlags(op1, op2) { # Flags set by add instructions
93     DF = (carry(op1,op2)); # Check for carry
94 }
95
96 macro subFlags(op1, op2) { # Flags set by sub instructions
97     DF = (op1 < op2); # Check for carry
98 }
99
100 macro increase(op1) {
101     op1 = op1 + 1;
102 }
103
104 macro decrease(op1) {
105     op1 = op1 - 1;
106 }
107
108 #####
109
110 # Short jumps: offset is absolute 8bit, and replaces low byte of R(P)
111 # Long jumps: offset is absolute 16bit but BIG ENDIAN
112
113 AbsAddr8: loc is imm8 [ loc = (inst_next & 0xff00) + imm8; ] { export *1 loc; }
114
```